\$	00000000 00000000 00000000	RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRR		33333333 333333333 3333333333	222222222
\$\$\$ \$\$\$ \$\$\$ \$\$\$	000 000 000 000 000	RRR RRR RRR RRR	<u> </u>	333 333 333 333	222 222 222 222 222
555	000 000	RRR RRR	<u> </u>	333	222
\$\$\$ \$\$\$\$\$\$\$\$\$ \$\$\$\$\$\$\$\$\$	000 000 000 000 000	RRR RRRRRRRRRRR RRRRRRRRRRRRR	111 111 111	333	222
\$\$\$\$\$\$\$\$\$ \$\$\$ \$\$\$	000 000 000 000 000	RRRRRRRRRRRR RRR RRR RRR RRR	111	333	222
SSS	000 000	RRR RRR RRR RRR	<u> </u>	333 333	222
\$\$\$ \$\$\$	000 000	RRR RRR RRR RRR RRR RRR	111 111 111	333	22222222222222
\$	00000000	RRR RRR	111	33333333 333333333	222222222222222

Pse

_\$2

SOR

SOR

SOR

SOR

_LI

	88888888 FFF 88 88 FF 88 88 FF 88 88 FF 88 88 FF 88 88 FF	FFFFFF IIIIII	XX	UU	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	
	\$						

LIB\$FIXUP_DEC Table of contents	- Fixup decimal reserved operand E 5 16-SEP-1984 01:19:22 VAX/VMS Macro V04-00	Page 0
(2) 56 (3) 158 (4) 306 (6) 467 (7) 608	DECLARATIONS LIBSFIXUP_DEC - Fixup decimal reserved operand NEXT_OPERAND - Get next operand TRY_TO_FIX - Try to fix the operands of the instruction GET_REGS Get contents and addresses of all save registers in stack	

LI

10

123145

18

ÖÖÖÖ

0000 0000

0000

0000 0000

0000

0000 0000 0000

0000

(1)

.TITLE LIB\$FIXUP_DEC - Fixup decimal reserved operand .IDENT /VO4-000/ ; File: LIBFIXUPD.MAR Edit: PDG002

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

: FACILITY: General Utility Library

ABSTRACT:

LIB\$FIXUP_DEC fixes up decimal reserved operands when a reserved operand fault occurs so that execution may continue at that instruction or the next instruction. It is designed to be a condition handler or to be called from a condition handler.

ENVIRONMENT: Runs at any access mode, AST Reentrant

Version 1, CREATION DATE: 03-DEC-1980 AUTHOR: Peter D Gilbert. Adapted from LIB\$FIXUP_DEC

MODIFIED BY:

PDG002 PDG 25-Oct-1983
Modify the source if possible. If not, copy the source before V02-002 attempting the instruction. Also, store the condition codes.

V02-001 PDG 10-Aug-1982 Fix a problem with searching the translation table.

V02-000 Original

```
LIBSFIXUP_DEC
                                          - Fixup decimal reserved operand DECLARATIONS
                                                                                                16-SEP-1984 01:19:22 VAX/VMS Macro V04-00
5-SEP-1984 03:35:37 [SORT32.SRC]LIBFIXUPD.MAR;1
                                                                          .SBTTL DECLARATIONS
                                                          6789012345678901234567890123456789012345678901
100
                                                                  LIBRARY MACRO CALLS:
                                                                          $SFDEF
                                                                                                            Stack frame symbols
                                                                                                         Processor Status Longword symbols Condition handling facility symbols Status value symbols
                                                                          $PSLDEF
                                                                          SCHFDEF
                                                                          $STSDEF
                                                                          $SSDEF
                                                                                                          : System status values
                                                                  EXTERNAL DECLARATIONS:
                                                                          .DSABL
                                                                                    GBL
SYS$UNWIND
                                                                                                          ; force all external symbols to be declared
                                                                                                            Unwind stack frames
                                                                                    LIB$ BADSTA : Bad stack frame SYS$CALL_HANDL : System routine that calls handlers
                                                                          .EXTRN
                                                                          .EXTRN
                                                 0000
                                                                  MACROS:
                                                 0000
                                                 0000
                                                                          NONE
                                                 0000
                                                 0000
                                                                  EQUATED SYMBOLS:
                                                 0000
                                                 0000
0000
0000
0000
0000
                                    00000000
                                                                          RO_OFF
                                                                                                                    ; RO register offset in register image
                                                                                    = 0+4
                                    00000004
                                                                                    = 1+4
                                                                                                                       R1 register offset
                                    80000008
                                                                                    = 2*4
                                                                          R2_OFF
R3_OFF
                                                                                                                       R2 register offset
                                    00000000
00000030
00000034
                                                                                                                       R4 register offset
                                                                         AP_OFF = 12*4
FP_OFF = 13*4
SP_OFF = 14*4
PC_OFF = 15*4
PSL_OFF = 16*4
                                                                                                                       AP register offset
                                                                                                                    ; FP register offset
                                    00000038
                                                                                                                    ; SP register offset
                                    00000030
                                                 0000
                                                                                                                      PC register offset
                                    00000040
                                                 0000
                                                                                                                    : PSL offset
                                                 0000
                                    00000000
                                                                          STACK = 0
                                                                                                                    ; Used by DCL macro
                                                                          .MACRO DCL, SYM, LEN
STACK = STACK - 4*LEN
                                                 0000
                                                                                                                    ; Declare stack temp offsets
                                                 ÖÖÖÖ
                                                                                                                    ; Allocate LEN longwords
                                                                          SYM =
                                                                                    STACK
                                                                                                                    : Define SYM
                                                                          .ENDM
                                                                                    REG_IMAGE, 17
ADR_IMAGE, 17
                                                                          DCL
                                                                                                                    ; FP offset for image vector of registers
                                                 0000
                                                                                                                    ; FP offset for image vector of addresses
                                                                          DCL
                                                 ; where registers have been saved in stack
                                                                          DCL
                                                                                    OPD_IMAGE, 6
                                                                                                                    : Addresses of operands
                                    FFFFFFF C
                                                                          IMAGE_PSL = -4
IMAGE_PC = -8
                                                                                                                    ; FP offset of PSL image
                                                                                                                    ; FP offset of PC image
                                                          104
105
106
107
108
109
110
                                                                  Define codes used to denote operand types in opcode/operand tables
                                                                  to follow.
                                    00000000
00000001
00000002
00000003
                                                                          OP Z
OP W
OP D
OP P
OP A
                                                                                    = 0
                                                                                                                    ; No more operands to process
                                                                                    = 1
                                                                                                                      Word
                                                                                    = 2
                                                                                                                      Decimal
                                                                                                                    : Packed
                                    00000004
                                                                                    = 4
                                                                                                                    : Address
                                                          112 :
```

```
LIBSFIXUP_DEC
                                                                                                                     16-SEP-1984 01:19:22 VAX/VMS Macro V04-00
5-SEP-1984 03:35:37 [SORT32.SRC]LIBFIXUPD.MAR;1
                                                   - Fixup decimal reserved operand DECLARATIONS
                                                                            : OWN STORAGE:
                                                           0000
                                                     0000000
                                                                                          .PSECT _LIB$CODE PIC, USR, CON, REL, LCL, SHR, - EXE, RD, NOWRT, LONG
                                                                                Tables of opcodes and operand types. The first byte in each entry is the opcode. The remaining bytes (up to 6) are OP_x codes defined
                                                                       12011234567890131
                                                                                above that specify what datatype each operand is for that instruction. If an operand type is 0, then no more operands are processed for that instruction. The opcodes must be in decreasing order, and the final
                                                                                opcode byte must be a zero.
                                                                               Table for single byte opcodes.
                                                                            SING_TAB:
                                                                                          BYTE
BYTE
BYTE
                  00 00 03 01 04 02 01
00 00 00 03 01 02 01
                                                                                                      X26, OP_W, OP_D, OP_A, OP_W, OP_P, O, O; CVTTP
                                                                      132
133
134
135
136
137
138
139
                                                           0011
0011
0011
0011
0011
                                                                                Table for registers used in this instruction.
The high order word is used for auto-increment/decrement.
                                                                                These entries must be in the same order as the SING_TAB entries.
                                                                                          .ALIGN LONG
                                                           0014
                                                                             REGS_TAB:
                                           7FFF000F
                                                                                                      ^X7FFF000F
                                                                                                                                                                       : CVTTP
                                                                                          . LONG
                                           7FFF000F
                                                           0018
                                                                       140
                                                                                                      ^X7FFF000F
                                                                                          .LONG
                                                                            ; Table of context amounts listed in OP_x code order
                                                           001C
001C
001C
001D
001E
001F
                                                                            OP_CONTEXT:
                                                    00
02
01
01
01
                                                                                          BYTE
BYTE
BYTE
                                                                                                                                   OP Z
OP W
OP D
OP P
OP A
                                                                      148
149
150
151
153
154
155
                                                                                          .BYTE
                                                                                          .BYTE
                                                                               PSECT DECLARATIONS:
                                                                                          .PSECT _LIB$CODE PIC, USR, CON, REL, LCL, SHR, -
                                                                                                                   EXE, RD, NOWRT, LONG
```

- Fixup decimal reserved operand 16-SEP-1984 01:19:22 LIBSFIXUP_DEC - Fixup decimal reserved o 5-SEP-1984 03:35:37 VAX/VMS Macro V04-00 [SORT32.SRC]LIBFIXUPD.MAR; 1 .SBTTL LIB\$FIXUP_DEC - Fixup decimal reserved operand FUNCTIONAL DESCRIPTION: 160 161 163 163 166 166 167 169 170 LIB\$FIXUP_DEC finds the reserved operand of the decimal instructions CVTTP or CVTSP after a reserved operand fault has been signaled. If possible, LIB\$FIXUP_DEC will change the reserved digit(s) to "zero". Otherwise, execution proceeds with the next instruction. Exceptions: LIBSFIXUP_DEC can not handle the following cases and will return a status of SS\$_RESIGNAL if any of them occur.

The currently active signaled condition is not SS\$ ROPRAND. The reserved operand's datatype is not Decimal or Packed.

Sy

CALLING SEQUENCE:

175

176 177

178

180 181

186 187 188

189 190

ret_status.wlc.v = LIB\$FIXUP_DEC (chf\$l_sigarglst.rl.ra, chf\$l_mcharglst.rl.ra)

FORMAL PARAMETERS:

CHF\$L SIGARGLST = Address of signal argument vector. CHF\$L_MCHARGLST = Address of mechanism argument vector.

IMPLICIT INPUTS:

The stack frames back to that of the instruction which faulted. The instruction which faulted and its operands.

IMPLICIT OUTPUTS:

The reserved decimal operand, if found, is replaced by "zero".

COMPLETION STATUS:

SS\$_CONTINUE - continue execution at point of condition
Routine successfully completed. The reserved operand was found and was fixed up.

SS\$_ACCVIO - access violation
An argument to LIB\$FIXUP_DEC or an operand of the faulting instruction could not be read or written.

SS\$_RESIGNAL - resignal condition to next handler
The condition signaled was not SS\$_ROPRAND or the reserved operand was not a decimal value.

The stack frame linkage had been corrupted since the time of the reserved operand exception.

Note: If the status value returned from LIB\$FIXUP_DEC is seen by the condition handling facility, (as would be the case if LIB\$FIXUP_DEC was the handler), any success value is equivalent

```
LIBSFIXUP_DEC
                                                                  - fixup decimal reserved operand 16-SEP-1984 01:19:22 LIB$FIXUP_DEC - fixup decimal reserved o 5-SEP-1984 03:35:37
                                                                                                                                                                                                       VAX/VMS Macro V04-00
[SORT32.SRC]LIBFIXUPD.MAR; 1
                                                                                                                     to SS$_CONTINUE, which causes the instruction to be restarted. Any failure value is equivalent to SS$_RESIGNAL, which will cause the condition to be resignalled to the next handler. This is because the condition handler (LIB$FIXUP_DEC) failed to handle
                                                                                                                      the condition correctly.
                                                                                                         SIDE EFFECTS:
                                                                                                                      If the reserved operand is fixed up, the instruction which faulted is restarted.
                                                                                            Registers used:
                                                                                                                     R0 =
R1 =
R2 =
R3 =
                                                                                                                                      scratch
                                                                                                                                      scratch
                                                                                                                                      pointer into opcode/operand table context index or 0
                                                                                                                                     OA1 (operand address) of bits 31:0
OA2 (operand address) of bits 63:32 which may not be
OA1+4 since registers not necessarily saved contiguously.
register number of operand specifier
pointer into operand image block
                                                                                                                     R4 = R5 =
                                                                                                                     R6 = R7 =
                                                                                                                     R8 = R9 =
                                                                                                                                      scratch
                                                                                                                                      mask of registers used in operands
                                                                 OFFC
                                                                                                                      .ENTRY LIB$fIXUP_DEC, ^M<R2,R3,R4,R5,R6,R7,R8,R9,R10,R11> ; save all registers so that all will be
                                                                                                                                                                                             found in stack during back scan. disable IV (content index multiply) Enable condition handler
                                                                                                                                     B^SIG_TO_RET, (FP) : Enable condition handler
CHF$L_SIGARGLST(AP), RO : RO = adr. of signal arg list array
#STS$V_COND_ID, - : position of message identification
#STS$S_COND_ID, - : size of id
CHF$L_SIG_NAME(RO), - : compare 29-bit VAX-11 signal code
#<SS$_ROPRANDa-STS$V_COND_ID> : with reserved operand code
RESIGNAL : resignal the error
STACK(SP), SP : allocate stack space
GET_REGS : setup the two image vectors in loc
                                                                     9E
DO
ED
                                                                                                                      MOVAB
                                                          AC
03
                                                                                                                      MOVL
                                                                                                                                                                                             RO = adr. of signal arg list array
 0000008A 8F
                                                19
                                                                                                                      CMPZV
                                                                                                                                                                                             position of message identification
                                                                                                                     BNEQ
                                                                                                                                                                                            allocate stack space
setup the two image vectors in local stora
do not return here if error, instead RET w
                                                                                                                      BSBW
                                                                                                                                      GET_REGS
                                                                                                                                                                                            error completion status
                                                                                                    Get instruction opcode. Determine if this is an instruction which we can handle. If not, resignal. If so, load R2 with the address; of the operand table entry for that opcode.
                                                                                                                                     NEXT BYTE
W^SING TAB, R2
(R2), R0
MATCH
#8, R2
(R2)
                                                                                                                     BSBW
                                                                     30
91
13
09
12
                                                                                                                                                                                             Get first opcode byte
                                                FFBA
                                                                                                                                                                                             Table base
                                                 50
                                                                                                    3$:
                                                                                                                      CMPB
                                                                                                                                                                                             Is this the opcode?
                                                                                                                     BEQL
ADDL2
TSTB
                                                                                                                                                                                             Yes, we have a match
                                                52
                                                                                                                                                                                            Skip to next entry
                                                                                                                                                                                             At end of table?
                                                                                                                      BNEQ
                                                                                                                                       3$
                                                                                                                                                                                            No, continue searching
                                                                                                     RESIGNAL:
```

PS

SA

Ph

In

Co Pa Sy Pa Sy Ps

Cr

As

37 Th

77

Ma

_\$

59

Th

```
LIBSFIXUP_DEC
                                                 - Fixup decimal reserved operand 16-SEP-1984 01:19:22 LIB$FIXUP_DEC - Fixup decimal reserved o 5-SEP-1984 03:35:37
                                                                                                                                                  VAX/YMS Macro V04-00
[SORT32.SRC]LIBFIXUPD.MAR; 1
                                   0918 8F
                            50
                                                                                      MOVZWL
                                                                                                                                        ; We can't handle this exception, return SS$; RO = RESIGNAL error completion code
                                                                                                 #SS$_RESIGNAL, RO
                                                                                                   WORD 0
                                                                          SIG_TO_RET:
                                                                    222222222222222222222222222233333
77777789012345678901234567890123
                00000920 8F
                                      04
                                                   D01200000CB0
                                           A1
04
01
                                                                                       CMPL
                                                                                                   4(R1), #SS$_UNWIND
                                                                                       BNEQ
                                                                                      MOVL
RET
MOVL
                                    50
                                                                                                   #SS$_NORMAL,RO
                          OC A0
                                      08
                                                                                                  8(AP),R0
4(R1),12(R0)
-(SP)
                                           AC
A1
7E
02
                                                                          15:
                                                                                      MOVL
                                                                                       CLRQ
                                                                                                   #2,G^SYS$UNWIND
                     00000000 GF
                                                                                      CALLS
                                                                         MATCH:
                                  E338 CD 59
                                                   9E
                                                                                                   OPD_IMAGE(FP), R7
                                                                                       MOVAB
                                                                                                                                        : Address of operand address block
                                                                                       CLRL
                                                                                                                                        ; No registers are used yet
                                                                          ; Scan the operand list, getting the addresses of all operands
                                                                          SCAN:
                                                   D6
95
13
10
                                                                                       INCL
                                           52
62
07
18
54
F3
                                                                                                                                           Get next operand type byte
                                                                                                                                          No more operands to test?
Yes, we have all the operands
Look at next operand
                                                                                       TSTB
                                                                                                   (R2)
                                                                                                   ALLOPDS
                                                                                       BEQL
                                                                                                  NEXT_OPERAND
R4, (R7)+
SCAN
                                                                                       BSBB
                                                   DO
11
                                   87
                                                                                       MOVL
                                                                                                                                        : Save address of operand
                                                                                      BRB
                                                                          ALLOPDS:
                                                                                                                                          All operand addresses are available
                                                   30
E9
CA
D0
                                                                                                  TRY_TO_FIX : Try to fix the error RO, RESIGNAL : If we can't, resign #P$L$M_FPD, aPSL_OFF+ADR_IMAGE(FP) : Cle #SS$_NORMAL, RO : Everything is okay
                                                                                                                                          Try to fix the error
If we can't, resignal the error
                                                                                       BSBW
                                                                                       BLBC
                             08000000 8F
             FB78 DD
                                                         009A
                                                                                                                                                                 : Clear FPD bit
                                                                                       BICL2
                                                         00A3
                                                                                       MOVL
                                                   04
                                                         00A6
                                                                    304
                                                                                      RET
                                                                                                                                        : return
```

```
- Fixup decimal reserved operand NEXT_OPERAND - Get next operand
LIBSFIXUP_DEC
                                                                                                                       VAX/VMS Macro V04-00
[SORT32.SRC]LIBFIXUPD.MAR;1
                                                                       .SBTTL NEXT_OPERAND - Get next operand
                                                              FUNCTIONAL DESCRIPTION:
                                                                      Interpret the instruction stream and gets the next operand.
                                                              CALLING SEQUENCE
                                                                      JSB
                                                                                NEXT_OPERAND
                                                               INPUT PARAMETERS:
                                                                      R2 = address of operand type table
                                                               IMPLICIT INPUTS:
                                                                      REG_IMAGE(FP) instruction stream
                                                                                                    ; The image of the registers including PC
                                                               OUTPUT PARAMETERS:
                                                                      R4 = OA1 (operand address of bits 31:0 of operand)
R5 = OA2 (operand address of bits 63:32 of operand) if R1 = 8
                                                                      R9 = mask of registers used in the operands
                                                               IMPLICIT OUTPUT:
                                                                      Saved image of PC is updated as operand stream is interpreted.
                                                               COMPLETION STATUS
                                                                      NONE
                                                              SIDE EFFECTS:
                                                                      NONE - uses registers RO:R9 - see LIB$FIXUP_DEC for register usage
                                                            NEXT_OPERAND:
                                                                                                                 R3 = initial context index register
                                                                      MOVZBL (R2), R0
MOVZBL WOOP_CONTEXT[R0], R1
                                                                                                                 Get operand type byte
                                                                                                              ; Get operand type by 
; Get context amount
                                                            : Loop to get operand specifier - loop back here (once) if operand specifier is inde
                                                            LOOP_OP:
                                                                                                                 RO = next I-stream byte (sign extended)
R6 = register field
                                                                                #0, #4, R0, R6
#4, #4, R0, R0
#^B1100, R0
                                                                      EXTZV
                                                                                                                 RO = operand specifier 7:4
                                                                      EXTZV
                                                                                                                Do we use the register?
branch if not
Mask of register used
Is a register modified by this?
branch if not
                                                                      BITB
                                                                                LITERAL
                                                                      BEQL
                                                                                R6, #1, R8
R0, #^X01C00000, -4(SP)
                                                                       ASHL
       FC AE 01000000 8F
                                                                       ASHL
                                                                      BGEQ
                58
                             10
                                                                                                                 Also set the register modified bit
                                                                       BISL2
                                                                                                               : Include into other modified registers
```

	-	-		-									-			_		
LIBSFIXUP_DE	c					- Fi	ixup decimal _OPERAND -	l reserved Get next	operand	M 5	16-SEP-1984 5-SEP-1984	01:19	:32 Y	AX/VMS SORT32.	Macro V SRCJLIB	04-00 FIXUPD.MA	R;1 Page	(4)
		0	В	04	50	8F 0028' 0032' 0044' 003F' 0066' 006A' 006E' 0072' 0080'	00DB 363 00DF 363 00DF 363 00DE 363 00DE 373 00DE 373 00DE 373 00DE 373 00DE 373 00DE 373 00DE 373 00DE 373 00DE 373 00DE 373	10\$:	CASEB .WORD	BYTE DIS BYTE DIS WORD DIS WORD DIS LONG DIS	10\$ R-10\$		Dispat 45 67 89 10 11 12 13 14	ch on o	perand	specifier	code	
	64	5	54 6	55 7E 10	7E 64 50	DE DE DO 7A O5	00F7 378 00F7 378 00FA 379 00FE 386 0101 386 0107 386 0107 386	3	MOVAL MOVAL MOVL EMUL RSB	-(SP), R 4(SP), R (R4), -(R0, #16,	4		Addres Addres Push t	s of hi	gh half w half irn addr	ence the of opera of operan ess back	literal nd d	
	53	5	1	ВС	AD46 51 A1	C5 D4 11	0107 383 0107 384 0107 385 0100 386 010F 387 0111 388 0111 389	INDEXED:	MULL3 CLRL BRB	REG_IMAG R1 LOOP_OP	E(FP)[R6],R1	:	R3 = c See if	ontext	index ly had a	nd loop b n index specifie		
		54 55	FE	338 330	CD46 CD46	D0 D0 05	0111 389 0117 390 0110 391 011E 392	REG:	MOVL MOVL RSB	ADR_IMAG	E(FP)[R6], R6 E+4(FP)[R6],	4 _{R5} :	R4 = 0 R5 = 0)A1 = ad)A2 = ad	Ir where Ir where	Rn save Rn+1 sav	d in stac ed in sta	k
			C AD		51	cs	011E 393		SUBL	R1, REG_	IMAGE (FP) [R6]	ı ;	decrem	ent Rn	by oper	and size		
		5	4	BC	AD46 40	DO 11	0128 397		BRB	REG_IMAG SET_OA2	E(FP)[R6], R4	4 :	R4 = 0 set OA	A = con 2, chec	tents o	f Rn d RSB		
		5 B	C AD	BC 46	AD46 51 34	DO CO 11	012A 398 012A 399 012A 400 012F 401 0134 402	AUTO_ING	MOVL ADDL BRB	REG_IMAG R1, REG_ SET_OA2	E(FP)[R6], R4 IMAGE(FP)[R6]	i !	R4 = 0 increm set OA	A = con ent Rn 2, chec	tents o by oper k op an	f Rn and size d RSB		
		5 B	4 C AD	54	AD46 64 04 25	DO DO CO 11	0134 403 0136 403 0136 404 0136 405 0138 406 0138 406 0143 408 0145 409	AUTO_ING	MOVL	(R4). R4	E(FP)[R6], R4 IMAGE(FP)[R6]		R4 = 0	ent Rn		ize of add	dress)	
					SB OE	10 11	0145 410 0145 411 0147 416 0149 413	BYTE_DIS	BSBB BRB	NEXT BYT	E	;	RO = n add to	ext I-s	tream b	yte		
					27 14	10	0149 414 0149 415 014B 416 014D 417	BYTE_DIS	BSBB BRB	NEXT BYT DISPC_DE		;	RO = n add to	ext I-s	tream b	yte		
					28	10	014D 418	WORD_DIS	BSBB	NEXT_WOR	D	:	R0 = n	ext I-s	tream w	ord		

```
LIBSFIXUP_DEC
```

```
- Fixup decimal reserved operand TRY_TO_FIX - Try to fix the operands of
                                                                                                                                              Page
                                                                                                                                                      (6)
                                                   .SBTTL TRY_TO_FIX - Try to fix the operands of the instruction
                                        FUNCTIONAL DESCRIPTION:
                                                   Try to fix the operands of the instruction.
                                           CALLING SEQUENCE
                                                   JSB
                                                              TRY_TO_FIX
                                           INPUT PARAMETERS:
                                                   R2 = address in operand type table
R9 = mask of registers used
                                   IMPLICIT INPUTS:
                                                   REG_IMAGE(FP) instruction stream
                                                                                   ; The image of the registers including PC
                                           OUTPUT PARAMETERS:
                                                   RO = 1 if successful, 0 otherwise
                                                   R9 = mask of registers used in the operands
                                           IMPLICIT OUTPUT:
                                                   NONE
                                           COMPLETION STATUS
                                                   NONE
                                           SIDE EFFECTS:
                                                   NONE
                                        TRY_TO_FIX:
                                        Find which registers are clobbered by the instruction
                                                             SING TAB, RO
RO, R2, R2
#-3, R2, R1
SING TAB[R1], R2
REGS_TAB[R1], R9
100$
                                                                                                Base address of R2
R2 less SING_TAB
divided by 8
                                                   MOVAB
SUBL3
             CF
50
8F
                   9E 78 7E 75 12
         FD 8F
                                                   ASHL
                                                   MOVAQ
                                                                                                 Restore pointer to opcode value
                                                                                                Did we use any clobbered registers?
Yes, we can't find the source
                                                   BITL
                                                   BNEQ
                                        Try to find the invalid byte.
                                                             OPD_IMAGE(FP), R4
(R4), R4
R5, R6
(R2), #^x09
40$
                         01A8
01AD
01B0
01B3
      E338
54
56
09
54
                    7D D0 D0 91 12 D6
                                                   MOVQ
             CD 6552054
                                                                                              : Get the source
                                                   MOVL
                                                   MOVL
                                                                                                 Grab original source address
                                                   CMPB
                                                                                                Was the instruction CVTSP?
                                                   BNEQ
                                                                                                No, don't check the sign
                                                   INCL
```

BGEQU

```
- Fixup decimal reserved operand 16-SEP-1984 01:19:22 GET_REGS Get contents and addresses of a 5-SEP-1984 03:35:37
                                                 .SBTTL GET_REGS Get contents and addresses of all save registers in stack
                                FUNCTIONAL DESCRIPTION:
                                                GET_REGS scans the stack and finds all registers saved in Call frames back to the signal facility. Thus it makes an image of the registers at the time of the exception or CALL LIB$SIGNAL/STOP. Because a double operand may be saved in two different places, an image array of addresses where the registers are saved is also created. Note: GET_REGS assumes: caller has saved R2:R11 in frame using its entry mask so all registers are in memory somewhere. Stack scan is defensive against bad stacks.
                                                 Note:
                                                 To reconstruct contents of SP at time of exception or call LIB$SIGNAL, Use the fact that the signal args list is pushed on stack first. That is SP is = adr of last signal arg/ +4. Also depends on saved PC being SYS$CALL_HANDL+4.
                                     CALLING SEQUENCE:
                                                                  GET_REGS
                                                 JSB
                                    INPUT PARAMETERS:
                                                 NONE
                                    IMPLICIT INPUTS:
                                                 CHF$L_SIGARGLST.(AP)
CHF$L_MCHARGLST.(AP)
                                                                                                                   ; Adr. of array of signal args
                                                                                                                   : Adr. of array of mechanism args
                                    OUTPUT PARAMETERS:
                                                 NONE
                                    IMPLICIT OUTPUTS:
                                                                                                                   ; set reg image array RO:PC/PSL ; Set adr where reg saved RO:PC/PSL
                                                 REG_IMAGE(FP)
ADR_IMAGE(FP)
                                                                                                                   : except adr. where SP SAVED = 0, since not
                                    COMPLETION CODES:
                                                 NONE JSB
                                    SIDE EFFECTS:
                                                 If error, RET with error code
                                 : Registers used:
                         660
661
662
663
664
```

R1 = pointer to register image array (REG_IMAGE)

R2 = stack frame pointer

```
.....
```

```
LIBSFIXUP_DEC
                                            - Fixup decimal reserved operand
                                            - Fixup decimal reserved operand 16-SEP-1984 01:19:22 GET_REGS Get contents and addresses of a 5-SEP-1984 03:35:37
                                                             665
666
667
668
669
670
                                                                              R3 = Adr. of register save area in frame
                                                                              R4 = Loop count
R5 = pointer to address image array (ADR_IMAGE)
                                                                              R6 = register save mask
                                                                  GET_REGS:
                                                                                                                          ; get register image
                                                                     Setup loop to scan back through stack
                                  BC AD
                                             DE
                                                                                         REG_IMAGE(FP), R1
FP, R2
                                                                                                                             R1 = Adr. reg image vector
R2 = Adr. of current frame
                                                                              MOVAL
                                                                              MOVL
                                                                                                                             where all callers register saved
                                             78
DE
                               01 10
FB38 CD
                                                                                        #16, #1, R4
ADR_IMAGE(FP), R5
                                                                              ASHL
                                                                                                                             R4 = max loop count = 65K
                                                                                                                             R5 = adr. of array of address where
                                                             682
683
684
685
686
687
688
689
                                                                                                                          ; registers are saved.
                                                                  ; Loop to scan call stack back to signal exception
                                                                  LOOP:
                                                                                                                         ; stack frame adr + offset to first reg save
; R3 = adr. of first saved reg.
; R0 = first possible register # saved
                         53
                                       52
                               14
                                             C1
                                                                              ADDL3
                                                                                         R2, #SF$L_SAVE_REGS, -
                                      50
                                             D4
EF
                                                                              CLRL
                                                                                         #SF$V_SAVE_MASK, -
#SF$S_SAVE_MASK, -
SF$W_SAVE_MASK(R2), R6
                               00
                    06 A2
                                                                                                                             position of save mask
                                                             691
                                                                                                                            size of save mask
                                                                                                                          ; size of save mask
; R6 = register save mask
                                                             694
                                                                  : loop to copy saved registers RO:R11 from one call stack frame ; to register image array also set address of register image array.
                                                             698
                                                             699
                                                                  LOOP1: FFS
                         56
                               00
                                      50
                                             EA
                                                                                         RO, #12, -
                                                                                                                          ; find next register in saved bit mask
                                                             700
                                                                                         R6, R0
                                                                                                                          ; RO = register number of next saved reg.
                                                             701
702
703
                                             13
00
13
00
00
                                                                                                                          ; branch if finished 12-bit reg mask
; check if stack still writeable
; branch if stack bad
                                      12
00
24
53
50
                                                                              BEQL
                                                                                        #0, #4, (R3)

BAD_STACK1

R3, (R5)[R0]

(R3)+, (R1)[R0]

R0, R6, LOOP1
                         63
                                                                              PROBEW
                                                                              BEQL
                                                                              MOVL
                                                                                                                          ; store address of where Rn saved
; copy saved Rn to image + Rn
                                                                              MOVL
                                                                              BBSC
                                                                                                                          ; clear bit n for Rn, get next bit
                                                                  ; check if frame just saved is that of call to handler from signal or exception
                                                             712
713 10$:
                                                                                         SF$L SAVE_PC(R2), -
               00000004 '8F
                                                                                                                          ; saved PC the one from call to handler?
                                  10 A2
                                                                              CMPL
                                                                                                                             absolute system vector adr
                                                                                                                          ; branch if yes
                                             13
                                                                              BEQL
                                       16
                                                                                         END_SCAN
                                                                   ; step (cautiously) to previous frame
                                      00
                                              OD
                                                                              PROBEW #0, #SF$L_SAVE_REGS,- ; check if fixed part of previous frame ok
```

; end of LIB\$FIXUP_DEC

.END

LIB\$FIXUP_DEC Symbol table	- Fixup decimal reserved operand 1 6 16-SEP-1984 01:19:22 VAX/VMS Macro V04-00 Page 5-SEP-1984 03:35:37 [SORT32.SRC]LIBFIXUPD.MAR;1
ADR IMAGE ALLOPDS AP OFF AUTO DECR AUTO INCR DEF BAD STACKT BYTE DISPL BYTE DISPL DEF CHF\$L MCHARGLST CHF\$L MCH SAVRO CHF\$L MCH SAVRO CHF\$L SIGARGLST CHF\$L SIGARGLS CHF\$L S	S-SEP-1984 03:35:37
SLOFF RO OFF RO OFF RESTORE REG TAB REG TMAGE RESTGNAL SCAN SET OA2 SF\$C_SAVE_AP	= 08000000 = 00000000 = 00000004 = 000000000 = 000000111 R

LIB\$FIXUP_DEC - Fixup decimal reserved operand 16-SEP-1984 01:19:22 VAX/VMS Macro V04-00 Sect synopsis 5-SEP-1984 03:35:37 [SORT32.SRC]LIBFIXUPD.MAR;1

Psect synopsis!

! Performance indicators !

Phase	Page faults	CPU Time	Elapsed Time
Initialization	29	00:00:00.04	00:00:01.81
Command processing	106 232	00:00:00.46	00:00:05.54
Symbol table sort		00:00:06.35	00:00:20.85
Symbol table sort Pass 2	140	00:00:01.91	00:00:07.48
Symbol table output Psect synopsis output	10	00:00:00.08	00:00:00.36
Cross-reference output	_ 0	00:00:00.00	00:00:00.00
Assembler run totals	521	00:00:09.75	00:00:38.16

The working set limit was 1200 pages.
37212 bytes (73 pages) of virtual memory were used to buffer the intermediate code.
There were 30 pages of symbol table space allocated to hold 579 non-local and 20 local symbols.
771 source lines were read in Pass 1, producing 14 object records in Pass 2.
13 pages of virtual memory were used to define 12 macros.

! Macro library statistics !

8

Macro Library name

Macros defined

_\$255\$DUA28:[SYSLIB]STARLET.MLB;2

598 GETS were required to define 8 macros.

There were no errors, warnings or information messages.

MACRO/DISABLE=TRACE/LIS=LIS\$:LIBFIXUPD/OBJ=OBJ\$:LIBFIXUPD MSRC\$:LIBFIXUPD/UPDATE=(ENH\$:LIBFIXUPD)

0363 AH-BT13A-SE

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

